



## UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
 United States Patent and Trademark Office  
 Address: COMMISSIONER FOR PATENTS  
 P.O. Box 1450  
 Alexandria, Virginia 22313-1450  
 www.uspto.gov



Bib Data Sheet

CONFIRMATION NO. 7491

SERIAL NUMBER 10/697,357	FILING DATE 10/29/2003  RULE	CLASS 716	GROUP ART UNIT 2825	ATTORNEY DOCKET NO. 03-1772 81610
-----------------------------	---------------------------------------	--------------	------------------------	--------------------------------------

## APPLICANTS

Viswanathan Lakshmanan, Thornton, CO;

 Richard D. Blinne, Ft. Collins, CO;  
 Jonathan P. Kuppinger, Windsor, CO;

\*\* CONTINUING DATA \*\*\*\*\* NONE, NMD

\*\* FOREIGN APPLICATIONS \*\*\*\*\* NONE, NMD

IF REQUIRED, FOREIGN FILING LICENSE GRANTED

\*\* 01/30/2004

Foreign Priority claimed <input type="checkbox"/> yes <input checked="" type="checkbox"/> no	STATE OR	SHEETS	TOTAL	INDEPENDENT
35 USC 119 (a-d) conditions met <input type="checkbox"/> yes <input checked="" type="checkbox"/> no <input type="checkbox"/> Met after Allowance	COUNTRY	DRAWING	CLAIMS	CLAIMS
Verified and Acknowledged Examiner's Signature <i>[Signature]</i> Initials <i>NMD</i>	CO	3	14	2

## ADDRESS

 24319  
 LSI LOGIC CORPORATION  
 1621 BARBER LANE  
 MS: D-106  
 MILPITAS, CA  
 95035

## TITLE

Method of partitioning an integrated circuit design for physical design verification

FILING FEE  RECEIVED 770	FEES: Authority has been given in Paper No. _____ to charge/credit DEPOSIT ACCOUNT No. _____ for following:	<input type="checkbox"/> All Fees <input type="checkbox"/> 1.16 Fees ( Filing ) <input type="checkbox"/> 1.17 Fees ( Processing Ext. of time ) <input type="checkbox"/> 1.18 Fees ( Issue ) <input type="checkbox"/> Other _____
-----------------------------------	---	--